MCM6206BA

32K x 8 Bit Fast Static RAM

The MCM6206BA is a 262,144 bit static random access memory organized as 32,768 words of 8 bits. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

This device meets JEDEC standards for functionality and pinout, and is available in plastic small–outline J–leaded packages.

- Single 5 V ± 10% Power Supply
- Fully Static — No Clock or Timing Strobes Necessary
- Fast Access Times: 12/15/20/25 ns
- Equal Address and Chip Enable Access Times
- Output Enable (G) Feature for Increased System Flexibility and to Eliminate Bus Contention Problems
- Low Power Operation: 125 – 140 mA Maximum AC
- Fully TTL Compatible — Three State Output



J PACKAGE
300 MIL SOJ
CASE
810B–03

PIN ASSIGNMENT



BLOCK DIAGRAM



PIN NAMES

A	Address Input
DQ	Data Input/Data Output
W	Write Enable
G	Output Enable
E	Chip Enable
V_{CC}	Power Supply (+ 5 V)
V_{SS}	Ground

REV 1
10/9/96

TRUTH TABLE (X = Don't Care)

E	G	W	Mode	V_{CC} Current	Output	Cycle
H	X	X	Not Selected	I_{SB1}, I_{SB2}	High–Z	–
L	H	H	Output Disabled	I_{CCA}	High–Z	–
L	L	H	Read	I_{CCA}	D_{out}	Read Cycle
L	X	L	Write	I_{CCA}	High–Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	– 0.5 to + 7.0	V
Voltage Relative to V_{SS} For Any Pin Except V_{CC}	V_{in}, V_{out}	– 0.5 to V_{CC} + 0.5	V
Output Current	I_{out}	± 20	mA
Power Dissipation	P_D	1.0	W
Temperature Under Bias	T_{bias}	– 10 to + 85	°C
Operating Temperature	T_A	0 to + 70	°C
Storage Temperature—Plastic	T_{stg}	– 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ±10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V_{CC}	4.5	5.0	5.5	V
Input High Voltage	V_{IH}	2.2	—	V_{CC} + 0.3**	V
Input Low Voltage	V_{IL}	– 0.5*	—	0.8	V

* V_{IL} (min) = – 0.5 V dc; V_{IL} (min) = – 2.0 V ac (pulse width ≤ 20 ns)
** V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V_{in} = 0 to V_{CC})	$I_{lkg(I)}$	—	± 1	µA
Output Leakage Current ($\overline{E}$ = V_{IH} or $\overline{G}$ = V_{IH}, V_{out} = 0 to V_{CC})	$I_{lkg(O)}$	—	± 1	µA
Output High Voltage (I_{OH} = – 4.0 mA)	V_{OH}	2.4	—	V
Output Low Voltage (I_{OL} = 8.0 mA)	V_{OL}	—	0.4	V

POWER SUPPLY CURRENTS

Parameter	Symbol	– 12	– 15	– 20	– 25	Unit
AC Active Supply Current (I_{out} = 0 mA, V_{CC} = Max, f = f_{max})	I_{CCA}	140	135	130	125	mA
AC Standby Current ($\overline{E}$ = V_{IH}, V_{CC} = Max, f = f_{max})	I_{SB1}	40	35	35	30	mA
CMOS Standby Current (V_{CC} = Max, f = 0 MHz, $\overline{E}$ ≥ V_{CC} – 0.2 V V_{in} ≤ V_{SS} + 0.2 V, or ≥ V_{CC} – 0.2 V)	I_{SB2}	10	10	10	10	mA

CAPACITANCE (f = 1 MHz, dV = 3 V, T_A = 25°C, Periodically sampled rather than 100% tested)

Characteristic	Symbol	Max	Unit
Address Input Capacitance	C_{in}	6	pF
Control Pin Input Capacitance (E, G, W)	C_{in}	8	pF
I/O Capacitance	$C_{I/O}$	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ± 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level . . . . . 1.5 V
Input Pulse Levels . . . . . 0 to 3.0 V
Input Rise/Fall Time . . . . . 5 ns

Output Timing Measurement Reference Level . . . . . 1.5 V
Output Load . . . . . Figure 1a Unless Otherwise Noted

READ CYCLE (See Note 1)

Parameter	Symbol	– 12		– 15		– 20		– 25		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Read Cycle Time	t_{AVAV}	12	—	15	—	20	—	25	—	ns	2
Address Access Time	t_{AVQV}	—	12	—	15	—	20	—	25	ns	
Enable Access Time	t_{ELQV}	—	12	—	15	—	20	—	25	ns	3
Output Enable Access Time	t_{GLQV}	—	6	—	8	—	10	—	12	ns	
Output Hold from Address Change	t_{AXQX}	3	—	3	—	3	—	3	—	ns	4,5,6
Enable Low to Output Active	t_{ELQX}	4	—	4	—	4	—	4	—	ns	4,5,6
Enable High to Output High–Z	t_{EHQZ}	—	7	—	8	—	9	—	10	ns	4,5,6
Output Enable Low to Output Active	t_{GLQX}	0	—	0	—	0	—	0	—	ns	4,5,6
Output Enable High to Output High–Z	t_{GHQZ}	—	6	—	7	—	8	—	10	ns	4,5,6
Power Up Time	t_{ELICCH}	0	—	0	—	0	—	0	—	ns	
Power Down Time	t_{EHICCL}	—	12	—	15	—	20	—	25	ns	

NOTES:
1. W is high for read cycle.
2. All timings are referenced from the last valid address to the first transitioning address.
3. Addresses valid prior to or coincident with E going low.
4. At any given voltage and temperature, t_{EHQZ} (max) is less than t_{ELQX} (min), and t_{GHQZ} (max) is less than t_{GLQX} (min), both for a given device and from device to device.
5. Transition is measured ±500 mV from steady–state voltage with load of Figure 1b.
6. This parameter is sampled and not 100% tested.
7. Device is continuously selected (E = V_{IL}, G = V_{IL}).



(a) **(b)**

Figure 1. AC Test Loads

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time. On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

READ CYCLE 1 (See Note 7)



READ CYCLE 2 (See Note 3)



WRITE CYCLE 1 ($\overline{W}$ Controlled, See Notes 1 and 2)

Parameter	Symbol	– 12		– 15		– 20		– 25		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Time	t_{AVAV}	12	—	15	—	20	—	25	—	ns	3
Address Setup Time	t_{AVWL}	0	—	0	—	0	—	0	—	ns	
Address Valid to End of Write	t_{AVWH}	10	—	12	—	15	—	20	—	ns	
Write Pulse Width	t_{WLWH}, t_{WLEH}	10	—	12	—	15	—	20	—	ns	
Write Pulse Width, G High	t_{WLWH}, t_{WLEH}	10	—	10	—	12	—	15	—	ns	4
Data Valid to End of Write	t_{DVWH}	6	—	7	—	8	—	10	—	ns	
Data Hold Time	t_{WHDX}	0	—	0	—	0	—	0	—	ns	
Write Low to Output High–Z	t_{WLQZ}	—	6	—	7	—	8	—	10	ns	5,6,7
Write High to Output Active	t_{WHQX}	2	—	2	—	2	—	2	—	ns	5,6,7
Write Recovery Time	t_{WHAX}	0	—	0	—	0	—	0	—	ns	

NOTES:
1. A write occurs during the overlap of $\overline{E}$ low and $\overline{W}$ low.
2. If G goes low coincident with or after W goes low, the output will remain in a high impedance state.
3. All timings are referenced from the last valid address to the first transitioning address.
4. If G ≥ V_{IH}, the output will remain in a high impedance state.
5. At any given voltage and temperature, t_{WLQZ} (max) is less than t_{WHQX} (min), both for a given device and from device to device.
6. Transition is measured ±500 mV from steady–state voltage with load of Figure 1b.
7. This parameter is sampled and not 100% tested.

WRITE CYCLE 1 ($\overline{W}$ Controlled, See Notes 1 and 2)



WRITE CYCLE 2 ($\overline{E}$ Controlled, See Note 1)

Parameter	Symbol	– 12		– 15		– 20		– 25		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Time	t_{AVAV}	12	—	15	—	20	—	25	—	ns	
Address Setup Time	t_{AVEL}	0	—	0	—	0	—	0	—	ns	
Address Valid to End of Write	t_{AVEH}	10	—	12	—	15	—	20	—	ns	
Enable to End of Write	t_{ELEH}, t_{ELWH}	9	—	10	—	12	—	15	—	ns	3,4
Data Valid to End of Write	t_{DVEH}	6	—	7	—	8	—	10	—	ns	
Data Hold Time	t_{EHDX}	0	—	0	—	0	—	0	—	ns	
Write Recovery Time	t_{EHAX}	0	—	0	—	0	—	0	—	ns	

NOTES:
1. A write occurs during the overlap of $\overline{E}$ low and $\overline{W}$ low.
2. All timings are referenced from the last valid address to the first transitioning address.
3. If E goes low coincident with or after W goes low, the output will remain in a high impedance state.
4. If E goes high coincident with or before W goes high, the output will remain in a high impedance state.

WRITE CYCLE 2 ($\overline{E}$ Controlled, See Note 1)



ORDERING INFORMATION
(Order by Full Part Number)

MCM 6206BA EJ XX X

- Motorola Memory Prefix
- Part Number
- Speed (12 = 12 ns, 15 = 15 ns, 20 = 20 ns, 25 = 25 ns)
- Package (J = 300 mil SOJ, E = Evolutionary Pinout)
- Shipping Method (R = Tape and Reel, Blank = Rails)

Full Part Numbers — MCM6206BAEJ12 MCM6206BAEJ12R
MCM6206BAEJ15 MCM6206BAEJ15R
MCM6206BAEJ20 MCM6206BAEJ20R
MCM6206BAEJ25 MCM6206BAEJ25R

PACKAGE DIMENSIONS

CASE 810B–03
300 MIL SOJ
28 LEAD



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
3. CONTROLLING DIMENSION: INCH.
4. DIM R TO BE DETERMINED AT DATUM -T-.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.720	0.730	18.29	18.54
B	0.295	0.305	7.50	7.74
C	0.128	0.148	3.26	3.75
D	0.015	0.020	0.39	0.50
E	0.088	0.098	2.24	2.48
F	0.026	0.032	0.67	0.81
G	0.050 BSC		1.27 BSC	
H	—	0.020	—	0.50
K	0.035	0.045	0.89	1.14
L	0.025 BSC		0.64 BSC	
M	0°	10°	0°	10°
N	0.030	0.045	0.76	1.14
P	0.330	0.340	8.38	8.64
R	0.260	0.270	6.60	6.86
S	0.030	0.040	0.77	1.01

How to reach us:

USA / EUROPE / Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609

INTERNET: http://Design–NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA / PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298