



Apple II Reference Manual

The main logic board of your Apple has been modified to reduce electromagnetic interference. This means that it is different from the Apple boards which are described in the Apple II Reference Manual. It will not, however, behave differently in any specific way unless you have changes made to it.

You will know you have a new main board by looking at the white F on the far left side of the board. You'll see there this nine digit number 820-0044-xx, where xx is the revision level.

The major differences in the new main board are described below. Also, the attached schematics show the areas in which this board is different from earlier boards. You may wish to note these differences in your Apple II Reference manual, on the pages which correspond to the schematics here.


* The new board does not have RAM configuration blocks. This means the RAM Integrated Circuits (ICs) which give your Apple its memory MUST be 16K bit ICs. All of the RAM ICs in your Apple are within the white-outlined box on the board. If you add memory to your Apple, make sure all the ICs you add in this box are 16K Apple RAM.

* The IC which controlled the configuration blocks in the older versions of the Apple II board is no longer there. It was formerly in the E2 position on the Apple board (in the row labeled E, the second IC from the left of the board) and was marked 74LS139.

* This new board has a different character generator ROM IC. The character generator ROM IC determines what style of lettering, or character set, you'll see on your monitor or terminal screen. The new character generator ROM is found next to the Keyboard socket on the main board. This 2316B ROM has more space than the former 2513 character generator ROM, so that it's possible to have more than one character set available. The 2316B ROM can also be replaced with a 2716 EPROM, which allows you to program and change your own character sets.

* The color killer circuit, which damps out the color burst when your Apple is in text mode, has an added cutout circuit. The color burst is cut off in the logic circuit before it gets to the tank circuit. This gives you good black and white text, even if your color monitor has a sensitive color burst detector.

* The power and ground system has been redesigned. The +5V and ground bus on the rear of the board have been interchanged so that the +5V bus is on the top of the board and the ground is on the bottom. A grounding bar has been added under the board to ensure electrical contact between the board and the metal baseplate. Additional filters have been added to further reduce the EMI emission levels.




NOTE:
 1 PERIPHERAL CONNECTOR 0 DOES NOT GET I/O SELECT (PIN 1)
 2 ON PERIPHERAL CONNECTOR 7 ONLY, PIN 19 IS CONNECTED TO SYNC (C13-8), AND PIN 35 IS CONNECTED TO COLOR REF (B13-2)

74LS138-H12 I/O SELECTS			
4	E1	27	7 I/O 7 TO PIN 1, PERIPHERAL CONNECTOR 7
5	E2	26	9 I/O 6 TO PIN 1
	E3	25	10 I/O 5 TO PIN 1
		24	11 I/O 4 TO PIN 1
		23	12 I/O 3 TO PIN 1
3	A2	22	13 I/O 2 TO PIN 1
2	A1	21	14 I/O 1 TO PIN 1
1	A0	20	15 I/O 0 TO PIN 1

74LS138-H2 DEVICE SELECTS			
4	E1	27	7 DEV 7 TO PIN 41 PERIPHERAL CONNECTOR 7
5	E2	26	9 DEV 6 TO PIN 41
	E3	25	10 DEV 5 TO PIN 41
		24	11 DEV 4 TO PIN 41
		23	12 DEV 3 TO PIN 41
3	A2	22	13 DEV 2 TO PIN 41
2	A1	21	14 DEV 1 TO PIN 41
1	A0	20	15 DEV 0 TO PIN 41

MAIN LOGIC BOARD SCHEMATIC


U.S. Patent #4,136,359
 Other U.S. and Foreign patents pending.



SYNC
R5
C14,6
VC
B5,2
7M
A12,13
A3,2
A3,1
B2,11
B3,3
14M

D0 LATCHED
D1
D2
D3
D4
D5
D6
D7

D0 D2 D4 D6
D1 D3 D5 D7 LATCHED




MAIN LOGIC BOA

74LS138-H12		I/O SELECTS		
4	E1	27	7	I/O 7 TO PIN 1, PERIPHERA
5	E2	26	9	I/O 6 TO PIN 1
6	E3	25	10	I/O 5 TO PIN 1
		24	11	I/O 4 TO PIN 1
		23	12	I/O 3 TO PIN 1
		22	13	I/O 2 TO PIN 1
		21	14	I/O 1 TO PIN 1
		20	15	


74LS138-H2		DEVICE SELECTS		
4	E1	27	7	DEV 7 TO PIN 41 PERIPHE
5	E2	26	9	DEV 6 TO PIN 41
6	E3	25	10	DEV 5 TO PIN 41
		24	11	DEV 4 TO PIN 41
		23	12	DEV 3 TO PIN 41
		22	13	DEV 2 TO PIN 41
		21	14	DEV 1 TO PIN 41
		20	15	DEV 0 TO PIN 41

U.S. Patent #4,136,35
Other U.S. and Foreign

NOTE: UNLESS OTHERWISE SPECIFIED




Replaces Figure 22-4. Schematic Diagram of the Apple II



NOTE: UNLESS OTHERWISE SPECIFIED

Replaces Figure 22-5. Schematic Diagram of the Apple II

NOTE: UNLESS OTHERWISE SPECIFIED
 CTS C-207 80 7M
 VA V4 V5 V6 V7 V8 V9 V10 V11 V12 V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24 V25 V26 V27 V28 V29 V30 V31 V32 V33 V34 V35 V36 V37 V38 V39 V40 V41 V42 V43 V44 V45 V46 V47 V48 V49 V50 V51 V52 V53 V54 V55 V56 V57 V58 V59 V60 V61 V62 V63 V64 V65 V66 V67 V68 V69 V70 V71 V72 V73 V74 V75 V76 V77 V78 V79 V80 V81 V82 V83 V84 V85 V86 V87 V88 V89 V90 V91 V92 V93 V94 V95 V96 V97 V98 V99 V100



Replaces Figure 22-1. Schematic Diagram of the Apple II